

Benchmarking Microprocessors for High-End Signal Processing

Stephen Paavola

SKY Computers

Phone: 978-250-1920

Email Address: paavola@skycomputers.com

There are a number of general-purpose microprocessor architectures which, while not designed for high-end signal processing, might provide the processing performance required for complex radars, signal intelligence and other demanding applications. But how well does each really perform as a digital signal processor?

To answer this question, some simple benchmarks were run on a 1GHz Freescale 7447 PowerPC, 1.8 GHz IBM 970 PowerPC, 1.8 GHz AMD Opteron and 800 MHz Broadcom MIPS-based 1250 chip.

The bottom line of this set of benchmarks is that the PowerPC with AltiVec produces impressive computational performance compared to the other processors considered. Now that IBM is shipping its PowerPC 970 with AltiVec, there is a processor alternative that addresses the memory bandwidth limitations of the 7447.

Yet, despite the strengths of AltiVec, the benchmarks revealed that the alternative processors offer some interesting capabilities for particular types of signal processing. For example, memory bandwidth may be more important than sheer speed, or where parts count is a limitation.


MEMORY READ BANDWIDTH

To measure the memory read bandwidth of the processors considered, a trivial vector-sum computation was developed. In this simple benchmark, as well as in others, all of the processors suffer a definite step down in bandwidth when vector length exceeds the L1 cache size, requiring access to L2 cache. Likewise, performance further degrades when a vector exceeds the size of the L2 cache and an access to DRAM main memory is required.

The benchmark operation consisted of summing the first byte of every 32-byte cache line and storing the result in a register, discarding most of the data from the cache line. This "for-loop"

methodology was chosen because the benchmark is intended to measure bandwidth, not computational performance.

As might be expected, the 800 MHz Broadcom BCM1250, with the lowest operating frequency of the group, also has the lowest bandwidth, whether the access is to L1 or L2 cache. Despite the fact that this dual-processor chip has integrated memory controllers, it still lags behind the other processors when accessing DRAM.



The change in performance of the PowerPC 7447 is quite clear as the vector size overflows the L1 cache. The change is almost as dramatic when the L2 cache overflows, though performance for 512-Kbyte long vectors is less than expected. Where the surprises lay in this benchmark were in the behaviors of the Opteron and PowerPC 970 processors, both 1.8 GHz parts.

The Opteron chip, for example, has by far the best bandwidth of the group when operating out of L1 cache, but its DRAM bandwidth is only marginally better than the alternatives, and its L2 bandwidth lags all of the other processors except the Broadcom BCM1250.

The biggest surprise, however, lay in the behavior of the 970, which has a very fast clock. The 970 had the second slowest L1 bandwidth


Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 01 FEB 2005		2. REPORT TYPE N/A		3. DATES COVERED -	
4. TITLE AND SUBTITLE Benchmarking Microprocessors for High-End Signal Processing				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) SKY Computers				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited					
13. SUPPLEMENTARY NOTES See also ADM001742, HPEC-7 Volume 1, Proceedings of the Eighth Annual High Performance Embedded Computing (HPEC) Workshops, 28-30 September 2004. , The original document contains color images.					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 13	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			

of the group - despite having almost twice the operating frequency, of the 1 GHz PowerPC 7447, for example. The reason for this appears to be the rather deep pipeline of the 970, and the trivial nature of this benchmark. More complicated tests enable the 970 to perform better when compared to other processors.

On the other hand, the benchmark results clearly showed the superior efficiency of the 970's L2 cache and automatic pre-fetch engines. The bandwidth falloff between L1 and L2 caches of this processor is quite minor, whereas the bandwidth of all the other processors in the group falls substantially when vector length forces an L2 access. The 970's pre-fetch engines analyze the memory access behavior of the application and will start fetching data from memory before the application requests it if the accesses are regular enough.

MEMORY READ BANDWIDTH WITH PRE-FETCH

All of the processor architectures considered have some programmable pre-fetch capabilities. This allows the application to predict future data requests and issue "touch" instructions to ask the processor fulfill the requests in advance. A pre-fetch factor of 3 was selected for this third benchmark, the factor being chosen somewhat arbitrarily – touches are issued 3 loop iterations ahead.



This benchmark modification had little effect on the behavior of the 970, which has built-in engines for predicting memory requests and is always doing work to optimize its memory bandwidth. Nor did the modification much affect the performance of the Opteron. The 7447s,


however, suffered a serious slowdown when the vector size fits into cache.

This benchmark dramatically illustrated an important capability of the BCM1250 chip. Using pre-fetch produced dramatic improvements in L2 and DRAM bandwidth. DRAM bandwidth, for example, went up by a factor of 6. Performance approaching the 7447 bandwidth is possible with additional pre-fetch.

As for the 7447, although there are some dependencies on the system controller chip used, the general lesson is that the programmer needs to be careful with pre-fetch. The advisability of pre-fetching will depend on the algorithm.

Digital Signal Processing

The final benchmark reported here reveals how three of the processors perform when running a simplistic signal processing application. For this test, the assumed source is a sensor such as a radar receiver, providing 16-bit integer data, which has then been digitized.



In the benchmark, the data is converted to float, then a forward FFT is performed, followed by a vector multiply and an inverse FFT. This resembles "pulse compression" in radar where a convolution is performed on the input data, or a frequency domain filter used in signal intelligence. The shape of these curves and the relative performance of the processors is dominated by the FFT performance. AltiVec provides a clear advantage here.

Project Goal

Evaluate various general-purpose processors in Radar Signal Processing

- ☐ Requires processing of complex data types
- ☐ All processors have SIMD capability


Freescall 744x (G4) is popular, but several potential alternatives have become available recently

NOT evaluated for this project: DSP chips, FPGA solutions


Configurations

	AMD Opteron	Broadcom BCM1250	IBM PowerPC 970	Motorola/ Freescale PowerPC 7447 (G4)
Frequency	1.8 GHz	800 MHz	1.8 GHz	1.0 GHz
On-chip cache (L1)	64 Kbytes	32 Kbytes	32 Kbytes	32 Kbytes
On-chip cache (L2)	1024 Kbytes	512 Kbytes (shared by processors)	512 Kbytes	512 Kbytes
L3 Cache	None	None	None	None
Memory Controller	Dual- channel on- chip	Dual-channel on-chip	Apple dual channel, external	Discovery II single channel
DRAM	128 bits, 133 MHz DDR (PC2100)	128 bits, 133 MHz DDR (PC2100)	128 bits, 200 MHz DDR (PC3200)	64 bits, 133 MHz DDR (PC2100)
Comments		Dual processors on chip	Apple dual- processor SMP configuration	

Memory Read Bandwidth




Read Bandwidth - Unrolled




Length (KBytes)

Read Bandwidth with Pre-Fetch




Length (KBytes)


Complex Vector Multiply - Scalar C



Complex Vector Multiply using SIMD



Signal Processing



Length (K elements)

Project Goal

Evaluate various general-purpose processors in Radar Signal Processing

- ☐ Requires processing of complex data types
- ☐ All processors have SIMD capability

Freescale 744x (G4) is popular, but several potential alternatives have become available recently

NOT evaluated for this project: DSP chips, FPGA solutions

Configurations

	AMD Opteron	Broadcom BCM1250	IBM PowerPC 970	Motorola/ Freescale PowerPC 7447 (G4)
Frequency	1.8 GHz	800 MHz	1.8 GHz	1.0 GHz
On-chip cache (L1)	64 Kbytes	32 Kbytes	32 Kbytes	32 Kbytes
On-chip cache (L2)	1024 Kbytes	512 Kbytes (shared by processors)	512 Kbytes	512 Kbytes
L3 Cache	None	None	None	None
Memory Controller	Dual- channel on- chip	Dual-channel on-chip	Apple dual channel, external	Discovery II single channel
DRAM	128 bits, 133 MHz DDR (PC2100)	128 bits, 133 MHz DDR (PC2100)	128 bits, 200 MHz DDR (PC3200)	64 bits, 133 MHz DDR (PC2100)
Comments		Dual processors on chip	Apple dual- processor SMP configuration	

Signal Processing

